ABSTRACT
Introduction
In this paper we provide an algorithmic solution to a test compaction problem. The traditional (static) test compaction problem for combinational logic is to find a minimal cover of a given set of 3-valued test vectors T = {T 1 , T 2 , …, T n } by a set of 3-valued test cubes C = {C 1 , C 2 , …, C m }, such that for every test vector T i , there is a compatible test cube C j that covers (includes) all the bits (0 or 1) of T i . Here, compatibility means the absence of a 0-1 conflict in any position of T i and C j .
We consider a more general form of test compaction problem in which certain bits (0 or 1) of a test vector are allowed to be covered by x-values in the compatible test cube. We denote by δ(T i , C j ) the number of such bits or the distance of T i from C j . Note that if δ(T i , C j ) = d and if every x-bit in C j is randomly set to 0 or 1 with equal probability, while keeping the remaining bits at their fixed value, the probability of covering T i by one such random pattern will be precisely 2 -d . As more such patterns are applied, the cumulative probability of covering T i will rise, with the expected number of patterns to cover T i being 2 d . Thus, the generalization leads to a hybrid form of test application scheme in which O(2 dmax ) random patterns are applied corresponding to each test cube so as to cover all compatible test vectors that are at most distance dmax from the cube. The parameter dmax may be used to optimize the expected test length.
As an example, suppose the set T consists of the four test vectors shown in the top part of 
T 1 : x  x  0  1  0  3  2  T 2 : x  0  1  0  1  4  2  T 3 : 0  x  1  1  1  3  3  1  T 4 : 0  x  1  x  1  2 3 0
From the previous discussion and example, we can now state a precise formulation of the test compaction problem considered in this paper.
(Test Compaction Problem):
Given a set of 3-valued test vectors T = {T 1 , T 2 , …, T n } and a positive integer k, find the smallest set of 3-valued test cubes C = {C 1 , C 2 , …, C m }, such that for every test vector T i , there is a compatible test cube C j satisfying the condition that there are at most k bit positions where T i is 0 or 1 and C j is x.
This test compaction problem can be shown to be NPcomplete by reduction from the minimum set cover problem [1] , hence efficient polynomial-time algorithms must be found that provide good approximations. The general problem of circuit-specific customization of pseudo-random sequence generators has been vigorously studied for the last twenty years. Proposed solutions involve reseeding of LFSR [2, 3, 4, 5, 6, 7, 8, 9, 10] , weighted random-pattern generation (WRPG) [11, 12, 13, 14, 15, 16] , and embedding of deterministic patterns in the pseudo-random sequence by using bitfixing or bit-flipping logic, sometimes in combination with Markov sources [17, 18, 19, 20] . Along this spectrum of approaches, our contribution falls under WRPG because the 0, 1, and x values in a cube can be mapped to the very simple weight set, {0, 1, 0.5}. The primary contribution of this paper is a new algorithm to solve the test set compaction problem described above. Previously proposed algorithms [11, 13, 15, 16] 
Test Generation Framework
In applying the test compaction approach, we must consider the source and nature of the original set of test vectors. We assume that the test vectors are produced by a deterministic test generation system to have the desired fault coverage. Further, the test generator must maximize "don't cares" during test generation, otherwise, it may not be possible to achieve good test compaction due to the "redundant" or "contradictory" information contained in the test set [21] . On the other hand, if the don't cares are not filled in, the fault simulation steps may not be able to drop many faults that would otherwise have been detected, thus leading to an impractically large number of test generation steps. Practical solutions to this dilemma require that the ATPG be run only on a small fraction of randompattern-resistant (RPR) faults identified either by fault simulating a certain number of random patterns or by testability analysis. We follow the first alternative, and include it in the initial step of our overall test-generation framework described below: Step 1 to identify RPR faults. An alternative to Step 7 (not followed here) would be to fault simulate S on all non-RPR faults (most of whom ought to be covered by the definition of RPR faults) and treat the uncovered RPR faults as the starting point for another test generation process described in Steps 2 through 6.
Finding Test-Cubes
Coverage Metric. The test-cube finding algorithm uses a coverage metric for a test cube based on the distance function defined earlier. It is not hard to prove that if δ(T i , C j ) = d i and l patterns are generated that pseudorandomly fill the x bits of C j , while holding its fixed bits at their specified values, then the probability of
. For moderately small values of d i , this coverage probability rapidly Table 2 ). Algorithm. The basic idea of the test-cube finding algorithm is to start with a maximally specified cube that is compatible with all the test vectors and in successive steps modify it so as to maximize its WTC coverage of the test vectors. We use a greedy algorithm in which several trial candidates for the test cube are generated from the current cube and the one that provides the maximum positive gain is selected to replace the current cube. The algorithm terminates when none of the candidates can improve on the WTC value of the current cube, i.e., a local maxima has been reached. A key feature of the algorithm is the way in which candidate cubes are obtained from the current test cube by considering incremental changes in each vector position. We explain the steps of the algorithm next by means of examples.
Consider, again, the four test vectors introduced in Section 1 and repeated in Table 3 for ease of reference. The initial cube C 0 is maximally specified, i.e. whenever only one binary value occurs in a column, the column in C 0 is set to that value and if both 0 and 1 occur or all values are x in the column, then C 0 is set to x. These rules insure that C 0 is a compatible with all the test vectors and, among all cubes that have this property, it has a minimal distance to any test vector. We will denote this process of deriving a cube from a collection of rows as collapsing the rows.
For this example, we assume that 4 random patterns are generated for each cube, therefore, the WTC computation is carried out according to Eq (1) for l=4. Using the test vector distances shown, this yields WTC = 1.39 for C 0 as shown in Table 4 .
Candidate cubes are generated from this initial cube by considering single compatible changes in each position: if the original cube value is binary, we consider changing it only to x. On the other hand, if the original value is x, we consider changing it to both 0 and 1. After each change, we eliminate originally compatible rows (test vectors) in that column that now have an increased distance to the modified cube. For example, in column x 1 , when the 0 in C 0 is changed to x, the distance of rows T 3 and T 4 will increase by 1, therefore we eliminate these rows and derive the new cube by collapsing the remaining rows. The resulting cube is C 1 = x 0 x x x (Table 3) and WTC evaluates to 0.34 (Table  4) . As the change in column x 1 does not improve WTC, C 1 is not a candidate to replace C 0 Now consider the change 0->x in column x 2 . In this case, we delete row T 2 and get the cube C 2 = 0 x x 1 x by collapsing the remaining rows. C 2 is now incompatible with row T 2 in column x 4 , which results in an infinite distance of this row from the cube. The other row distances are all 2 and the resulting WTC (C 2 ) = 2.05. As this improves the original WTC, C 2 stays as a candidate to replace C 0 .
To illustrate a change in the opposite direction, i.e. from x to 0 or 1, consider the example of changing the cube value in column x 3 from x to 1. After deleting the first row (because it is now incompatible), and collapsing the remaining rows, the new candidate cube is C 3 = 0 0 1 x 1 and WTC(C 3 ) = 2.88. Therefore, C 3 is a better candidate for replacement of C 0 than C 2 .
When all the remaining changes are considered, it is found that none of them improves on C 3 ; therefore, C 3 is used to replace C 0 in the first iteration of the algorithm. At this point, four pseudorandom patterns will be applied to the circuit using the selected cube and fault simulated to determine which faults are actually detected. After deleting the corresponding rows, another iteration of cube-finding algorithm will ensue. For the example, we assume that the fault simulation eliminated all but the first row. Then, the next iteration will trivially produce the cube C 4 = xx010 corresponding to the first test pattern. Any pseudorandom pattern contained in this cube will cover T 1 , because its distance to the cube is 0. Hence, the algorithm will find {C 3 , C 4 } as the cover for the four test vectors. 
Experimental Results
The results of our implementation are shown in Table 5 . The first three columns of the table show the circuit name, the number of circuit inputs, and the number (L) of pseudo-random patterns applied for each test cube. The fourth column shows the number of three-value test vectors obtained from the ATPG tools to cover the RPR faults identified by fault-simulating L pseudo-random patterns. The average number of specified bits (ASB) in these tests is shown as the percentage of the number of circuit inputs in the fifth column. The remaining columns indicate the performance of the cube-contained pseudo-random testing proposed in this paper. Columns 6 through 8 respectively record the number of cubes, number of tests (product of the number of cubes and L), and the percentage ASB in the test cubes. Columns 9 and 10 indicate the performance of the cube-finding algorithm in terms of the average and maximum numbers of iterations of the outer loop required to find a cube. The last two columns indicate the lack of fault coverage, which results from the ATPG tool aborting for some faults. Comparing these two columns, it is clear that even some of ATPG-aborted faults are fortuitously covered by our pseudo-random sequence.
Comparing columns 4 and 6, we note that our algorithm is able to cover the original ATPG tests by test cubes that are typically an order to two orders of magnitude smaller in number. The corresponding increase in the percentage ASB (col. 5 vs. col. 8) is much smaller in every case. For example, for s38417, with L=256, the original 1,986 tests were covered by 20 test cubes while the % ASB went up from 2.1 to 23.8.
In Table 6 we compare our best test-length results with the best published in the literature. Our cubes are directly comparable with the three-weight sets in [11, 13, 11, 15, 16] . However, reference [15] also considers more than three weights in their algorithm and their best results (shown in parentheses) come from 9-weights. References [21, 22] allow multiple arbitrary weights. Our algorithm consistently performs significantly better than others' for all but chkn-ML, the multi-level synthesized circuit, for which our test length is only slightly worse. It should be noted, however, that the chkn-ML circuits in the two cases were obtained by different synthesis tools (Sis vs. Pendulum) and the results in [11] are averages over ten runs.
The WTC measure, as defined in Eq. (1), aims only to optimize the test length and does not include a parameter, (such as the number of fixed bits in a cube) to reflect the cost of hardware implementation. We have not yet carried out detailed experiments to compute the exact area overhead but a limited experiment with s38584 circuit shows the overhead of the mapping logic to be less than 6.7% of the combinational part of the benchmark circuit.
Conclusion
We presented a new algorithm for solving a version of the test compaction problem that has received much attention from researchers in the last two decades because it provides a practical solution to covering random-pattern resistant fault in the pseudo-random testing environment. Our experimental results on a variety of benchmark circuits demonstrate significant improvement in test length over comparable published results.
Our metric to evaluate a test cube currently accounts for only the test length but can be easily modified to include a measure that appropriately weights the cube coverage with the number of its fixed bits to represent the logic cost. 
